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Abstract—This paper presents an iterative decimation approach to 
significantly alleviate the computational burden of centralized 
controllers applying real-time recursive system identification 
algorithms in multi-rail power converters. The proposed approach 
uses an adaptive update rate as opposed to the fixed update rate 
used in conventional adaptive filters. Also, the step size/forgetting 
factors vary at different iteration stages. As a result, a reduced 
computational burden and faster model update can be achieved. 
Besides, recursive algorithms, such as Recursive Least Square 
(RLS), Fast Affine Projection (FAP) and Kalman Filter (KF), 
contain two important updates per iteration cycle; Covariance 
Matrix Approximation (CMA) update and Gradient Vector (GV) 
update. Usually, the CMA update requires the greater 
computational effort than the GV update. Therefore, in 
circumstances where the sampled data in the regressor does not 
experience significant fluctuations, re-using the CMA, calculated 
from the last iteration cycle for the current update can result in 
computational cost savings for real-time system identification. In 
this paper, both iteration rate adjustment and CMA re-cycling are 
combined and applied to simultaneously identify the power 
converter models in a three-rail power conversion architecture.  
 
Index Terms—Adaptive Filters, Digital Model of DC-DC 
Converters, Iteration Frequency, Parameter Estimation, System 
Identification, Recursive Least Squares 
I. INTRODUCTION 
ulti-rail power converter architectures are commonly 
used in distributed power supply applications to convert 
a single voltage supply rail to multiple regulated voltage levels 
via several Point of Load (POL) converters [1, 2]. Although 
multi-rail DC-DC power converters have been employed in 
computing and communication equipment [3, 4], electric 
vehicles [5],  and DC micro-grids [6], their main application 
fields are to provide low voltages with high power density to 
downstream devices including microprocessors, FPGAs and 
their peripherals [7]. Fig.1 [8] shows a typical multi-rail power 
supply product (TPS653850-Q1 from Texas Instruments) 
applied to power microcontrollers and their peripherals. A 
similar type of product can be seen in Analog Devices, such as 
LT8602 [9]. For carrying out these applications in various 
working conditions of Switch Mode Power Converters 
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(SMPCs), robustness to system changes is important [10-13]; 
The operation of SMPCs may suffer unexpected or periodic 
load changes, abrupt disturbances, gradual capacitor 
degradations, sudden malfunction of circuit components and 
occasional additions of paralleled output capacitors [14], etc. 
As these cases may happen concurrently, it is difficult to 
homogenize parameter change rates to specific numbers and the 
odds of system parameter changes become highly random. 
Therefore, a robust control loop, used to cope with these 
randomly happened system variations, is required; In such 
cases, control parameters may need to be adjusted in real-time 
(adaptive control) to minimize the impact of these system 
variations and achieve optimal regulation. Such controller 
tuning, for example, adjusting three gains in a PID controller 
(𝑘𝑝, 𝑘𝑖, 𝑘𝑑 ) based on information received from a real-time 
model of the plant, is normally based on online system 
identification [15]. 
 
Fig.1. Multi-Rail Power Conversion Architecture for Powering 
Microcontrollers and Its Peripherals [8]. 
  System identification can be achieved by estimating the 
model parameters of the power converters (parametric 
methods) or analyzing the system frequency response (non-
parametric methods) [16-21]. Non-parametric methods usually 
need open-loop control, transient response acquisition, and off-
line analyses [22-24], while parametric methods, which use 
algorithms with particular application in areas such as adaptive 
control, may be achieved during closed-loop operation. The 
performance of algorithms can be judged by Convergence 
Time, Computational Costs, and Estimation Accuracy [25]. 
Literature shows that variants of the RLS algorithm [16, 26-28] 
are widely used in power converter applications [29, 30]. For 
instance, the Dichotomous Coordinate Descent (DCD)-RLS is 
shown to be more computationally efficient than classical RLS 
[29, 31]. In [32], a variable-forgetting factor method, 
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computationally heavier than the classical RLS though, is 
proposed to improve tracking of real-time parameter variations. 
A Kalman Filter (KF) approach has also been used in single-
rail converter applications [32]. The KF is demonstrated to have 
advantages in dealing with abrupt load changes, but again 
computational effort is an issue. Besides, a Fast Affine 
Projection (FAP) algorithm was proposed [16]. Results show 
that FAP performs better than RLS in terms of the convergence 
time, the estimation accuracy, and the computational cost. To 
further alleviate the computational burden of parameter 
estimation, recently the authors in [27] proposed a Step-
adaptive Approximation Least Squares (SALS) for high-
frequency estimation of a single-rail buck converter.   
According to pieces of literature, the recursive algorithms 
perform well in real-time parameter estimation for single power 
converters. However, in multi-rail architectures with a 
centralized single controller, the computational burden will 
become heavy, increasing proportionately with the addition of 
rails. For example, if the available computation time is 50μs, 
the employed processor should finish 64 additions, 109 
multiplications, and 1 division in 50μs for single-rail parameter 
estimation by using RLS (see Table II). If three rails are 
simultaneously identified, the computational burden in the 50μs 
will be increased to 192 additions, 327 multiplications, and 3 
divisions. The significant increase in the computational burden 
could cause the need for advanced processors more 
computationally capable particularly, resulting in extra 
investments. As such, this paper considers two approaches to 
reduce the computational complexity of multi-rail converters 
and better facilitate centralized single processor control. These 
experimentally validated approaches are 1. Iteration frequency 
reduction. 2. Update frequency reduction of Covariance Matrix 
Approximation (CMA) by re-using CMA. 
 The RLS and KF algorithms are employed to experimentally 
validate the proposed solutions which can be more widely 
applicable to other recursive algorithms though. 
II. PARAMETER ESTIMATION OF MULTI-RAIL POWER 
CONVERTERS 
A. Modeling and Parameter Estimation of Buck Converter 
 Typically, a DC-DC buck converter can be modeled by a 
small-signal-average model transfer function [33]. Here, the 
control (duty cycle, 𝑑 ) – to – voltage output ( 𝑣 ) transfer 
















Here, Vin is the input voltage, C is the output capacitor, L is the 
inductor, R is the resistance load, RC is the capacitance 
Equivalent Series Resistance (ESR), RL is inductance ESR. 
Applying zero-order-hold discretization, (1) can be written in 











In (2), 𝑎1, 𝑎2, 𝑏1, and 𝑏2 are four coefficients that should be 
estimated. 𝑉 is the voltage output and 𝐷 the duty cycle. 
B. RLS for Parameter Estimation 
Fig.2 shows the real-time parameter estimation process of a 
three-rail power converter. By superimposing a small frequency 
rich perturbation signal, here Pseudo-Random Binary Sequence 
(PRBS) [17], the resultant duty cycles, 𝑑^(𝑛), will momentarily 
excite the output voltage of the corresponding power rail. 
During this time, the applied algorithm samples and processes 
the duty cycle and the output voltage signals to estimate the 
parameters of the transfer function in (2) (a1, a2, b1, and b2).  
Many adaptive filters used for parameter estimation are 
based on Regularized Newton’s recursions, such as Least Mean 
Squares (LMS), RLS and Affine Projection (AP), etc., which 
update New Guess (NG) through adding the Correction Term 
(CT) calculated in the current iteration cycle to the NG gotten 
from the last cycle. CT contains a direction part (GV) and a 
magnitude part (CMA). Therefore, updating an NG typically 
includes 5 update steps: 
1. Regressor: the sampled duty cycle and voltage signals. 
2. Covariance Matrix Approximation (CMA): the magnitude 
part of CT. 
3. Gradient Vector (GV): the direction part of CT. 
4. Correction Term (CT): the difference between the last NG 
and the current one. 
5. New Guess (NG): updated results. 
RLS, as a typical algorithm derived from Regularised 
Newton’s recursion, its 5 steps are presented in Table I and the 
computational complexity of each step in Table II [35].  
 
Fig.2.  Three-rail Power Converter Architecture (blue, right side) and Real-time System Identification Process (red, left side). 
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According to Fig.2, converters in the multi-rail architecture 
are independent of each other and there are no master converter 
or secondary converters, system variations and instabilities 
(load changes, component failures, etc.) in one rail won’t affect 
other rails at all. Therefore, rails are all estimated separately; 
they have their individual CMA, GV, CT and NG, the 
identification-related parameters of one converter won’t affect 
other converters.  
TABLE I 
THE UPDATE SEQUENCE OF AN ITERATION CYCLE OF RLS 
Step Updates RLS Formula 
1 Regressor 
𝑢𝑖 ≜ [−𝑉(𝑛 − 1) − 𝑉(𝑛 − 2)  𝐷(𝑛 − 1)  𝐷(𝑛 − 2)] 
𝑦(𝑖) ≜ 𝑉(𝑛) 







3 GV 𝑒𝑖 = 𝑢𝑖
∗[𝑦(𝑖) − 𝑢𝑖𝜔𝑖−1] 
4 CT 𝑃𝑖 ∙ 𝑒𝑖 
5 NG 𝜔𝑖 = 𝜔𝑖−1 + 𝑃𝑖𝑒𝑖 
𝜆 is forgetting factor, 0 ≪ 𝜆 ≤ 1. 𝜔 ≜ [𝑎1 𝑎2 𝑏1 𝑏2]
𝑇. 𝑖 is the current iteration 
instant and 𝑛 the current sampling instant. 
TABLE II 





+ × / 
1 Regressor    
2 CMA 3𝑀2 − 𝑀, (44) 5𝑀2 + 𝑀 + 1, (85) 1 
3 GV 𝑀𝐶
𝑎 , (4) 2𝑀, (8)  
4 CT 𝑀2 − 𝑀, (12) 𝑀2, (16)  
5 NG 𝑀, (4)   
 In Total 4𝑀2, (64) 6𝑀2 + 3𝑀 + 1, (109) 1 
𝑀𝐶
𝑎  is the number of transfer function coefficients. 
C. KF for Parameter Estimation 
Different from RLS, the KF algorithm is not derived from 
Regularized Newton’s recursions, which therefore include an 
additional update step: Kalman Gain (KG) update (Step 3 in 
Table III listing the six update steps for acquiring NG). Table 
IV shows the computational costs of each step.  
TABLE III 
THE UPDATE SEQUENCE OF AN ITERATION CYCLE OF KF 
Step Updates Kalman Filter Formula 
1 Regressor 
𝑢𝑖 ≜ [−𝑉(𝑛 − 1) − 𝑉(𝑛 − 2)  𝐷(𝑛 − 1)  𝐷(𝑛 − 2)] 
𝑦(𝑖) ≜ 𝑉(𝑛) 
2 CMA 𝑃𝑖 = 𝑃𝑖−1(𝑰 − 𝐺𝑖−1𝑢𝑖) + ?̂?𝑖 
3 KG 𝐺𝑖 = 𝑃𝑖𝑢𝑖
∗[𝑢𝑖𝑃𝑖𝑢𝑖
∗ + 𝑟]−1 
4 GV 𝑒𝑖 = [𝑦(𝑖) − 𝑢𝑖𝜔𝑖−1] 
5 CT 𝐺𝑖 ∙ 𝑒𝑖 
6 NG 𝜔𝑖 = 𝜔𝑖−1 + 𝐺𝑖𝑒𝑖 
?̂?𝑖 = 𝑑𝑖𝑎𝑔[[?̂?1(𝑖 − 1)]
2; [?̂?2(𝑖 − 1)]
2;  [?̂?1(𝑖 − 1)]
2;  [?̂?2(𝑖 − 1)]
2] . 𝑰  is an 
𝑀 × 𝑀 identity matrix. 𝑟, a scalar, is the observation noise variance, 𝑟 > 0. 
𝜔 ≜ [𝑎1 𝑎2 𝑏1 𝑏2]
𝑇. 
TABLE IV 
THE COMPUTATIONAL COST OF KF PER ITERATION CYCLE 
Step Updates 
Computational Complexity 
+ × / 
1 Regressor    
2 CMA 𝑀3 + 𝑀2, (80) 𝑀3 + 𝑀2, (80) 
 
3 KG 𝑀2, (16) 𝑀2 + 2𝑀, (24) 1 
4 GV 𝑀, (4) 𝑀, (4)  
5 CT 
 
𝑀, (4)  
6 NG 𝑀, (4)   
 In Total 𝑀3 + 2𝑀2 + 2𝑀, (104) 𝑀2 + 2𝑀2 + 4𝑀, (112) 1 
𝑀 is the number of transfer function coefficients.  
Both Table II and IV indicate that the cost of the CMA update 
is higher than the sum of the costs on other steps. Therefore, if 
reusing CMA, the secondly proposed approach, may be 
achievable in these adaptive filters, computational burdens in 
every iteration cycle can be significantly reduced. 
III. THE PROPOSED TECHNIQUES  





Fig. 3.  The Comparison of Iteration Frequency between the Conventional 
Process (a) and Proposal (b). 
In the conventional iteration process (Fig.3(a)), the iteration 
frequency is chosen to equal the sampling frequency, which 
means iterations, 𝑖, 𝑖 ± 1, 𝑖 ± 2 …., act after every sampling 
event (dashed purple lines in Fig.3), 𝑛, 𝑛 ± 1, 𝑛 ± 2 …. 
In this work, the computational cost is reduced by lowering 
the iteration frequency; The recursive algorithms no longer 
update NG after every sampling event, instead, there are several 
intermediary sampling time intervals between iterations (see 
Fig.3(b)). During these intermediary intervals, Step 2, 3, 4 and 
5 in Table I are eliminated/tailored after regressor updates. 
CMA, GV, CT and NG will simply hold the most recent values 
until the next iteration phase completes. The regressor vectors, 
Step 1 shown in Table I, however, need to update at every 
sampling instant to ensure the same parameter values are 
identified from the original identification process. For instance, 
if the sampling frequency is 40kHz, the iteration frequency can 
be decimated, but the regressor update frequency must be kept 
at 40kHz. A reduced regressor update frequency will result in 
estimated model parameters that do not match the 40kHz form 
(discrete models are sampling-frequency-dependent).  
The option to flexibly change the iteration frequency is 
beneficial when attempting to reduce computational burden and 
filter the disturbances caused by abrupt system variations in 
sampled signals. Therefore, a variable 𝐾  is included in the 
parameter estimation process to represent the number of 
sampling events that take place between those samples used to 
derive the next parameter estimation update. Thus, the iteration 
frequency can be defined as: 
𝑆𝑎𝑚𝑝𝑙𝑖𝑛𝑔 𝐹𝑟𝑒𝑞𝑢𝑒𝑛𝑐𝑦 = 𝐼𝑡𝑒𝑟𝑎𝑡𝑖𝑜𝑛 𝐹𝑟𝑒𝑞𝑢𝑒𝑛𝑐𝑦 ×  𝐾. (4) 
In simple terms, 𝐾 can be chosen as a constant, serving as a 
decimating factor. However, to optimize the algorithm further, 
it is possible to dynamically vary 𝐾 based on the magnitude of 
the control error signal. In doing so, it is possible to prioritize 
the need to update the parameter estimation in the event of 
substantial system disturbances which are likely to perturb the 
controller error. While, there is no need to particularly set up 
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which sampled data will be skipped or kept, as long as the 
iteration frequency is reduced and iteration events of rails are 
stagger with each other instead of happening together. 
The sampling frequency depends on the computational 
complexity of the estimation algorithm and the processing 
capability of the employed processor. Once the algorithm and 
the processor were selected, the time spent for each iteration 
cycle can be determined. There would be an upper limit of the 
iteration frequency to ensure that the ‘Whole Iteration’ cycle 
can be completed in one iteration interval. Typically, the 
iteration frequency equals the sampling frequency (i.e. the 
upper limits of the two frequencies are the same). Now, if the 
proposed iteration decimation approach is applied, the sampling 
frequency can be defined as long as the decimation factor (𝐾 in 
(4)), is known. Meanwhile, the limit on the sampling frequency 
will lead to the same limit on the switching frequency of 
SMPCs, as the two frequencies are typically configured to be 
equal. For example, in [36], completing one iteration cycle of 
KF and RLS on a DSP (TMS320F28335) will respectively take 
37µs and 34µs. In [36], the sampling frequency equals the 
switching frequency; it has to be as low as 20 kHz to guarantee 
the sampling intervals being longer than 37 µs. If the converter 
operates at a higher switching frequency, more advanced 
processors are required to complete one iteration cycle in one 
sampling interval. 
Reducing iteration frequency may achieve computational 
burden alleviation in every sampling interval, however, may 
also prolong the time spent on parameter estimation. To solve 
this, the forgetting factor (λ) in RLS (see Table I) is 
investigated; As the factor also affects the identification speed, 
carefully tuning λ may shorten the prolonged estimation time 
caused by the reduced iteration frequency. Furthermore, to 
demonstrate the effects brought by the proposed approach on 
estimation performance, three commonly-used indices 
(Convergence Time, Estimation Error and Variance of 
Estimated Results) expressing estimation performance are 
introduced (see Fig.4). In Fig.4, the estimation process is 
divided into two stages; In Stage 1, the guesses of the estimated 
parameters are being iterated to acquire the optimal values, 
which therefore cannot be used for adaptive controller tuning 
(recursive curves indicating estimation results have not 
converged to the true values). In Stage 2, recursive curves have 
converged to the true values (the optimal guesses have been 
found) and kept the values for 0.01s to complete the controller 
parameter update. Based on Fig.4, the three indices describing 
estimation performance are:  
1. Convergence Time: the duration of Stage 1 in Fig. 4, 
starting at the beginning of parameter estimation and ending at 
the time when the recursive curves have entered and remained 
within their error bands ±5% of real values [36].  
2. Estimation Error: Stage 2 (see Fig. 4) begins with the end 
of Stage 1 and ends with 0.01s after. The average value of the 
recursive curve in Stage 2 is typically the estimation result 
taken into adaptive control account. The difference between this 
average value and True Value is known as the estimation error 
which implies estimation accuracy. 
3. Variance of Estimated Results: the variance of Stage 2 
(Fig. 4). Variance is another way to reflect the estimation 
accuracy in case the average is affected by extreme values. 
 





                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
(c) 
Fig. 5.  Performance Comparison of Parameter Estimation under Different 
Iteration Frequency and Forgetting Factor for RLS. 
To shorten the prolonged convergence time caused by 
lowering iteration frequency, by manipulating Forgetting 
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Factor (λ) of RLS, the relation among  𝐾 , λ, and estimation 
performances are investigated (see Fig.5). Here, Convergence 
Time is shown in Fig. 5(a), variance in Fig. 5(b), and estimation 
error in Fig. 5(c). The Y-axis values in Fig 5 are shown on a 
self-defined “per unit” scale; where the convergence time, 
estimation error and variance at λ = 0.8 and 𝐾 = 1 is 
considered ‘unity’ or ‘1’. As such, all other points on the graphs 
are reference values with respect to the per-unit case. For 
example, when 𝜆 = 0.82 and 𝐾 = 3 the convergence time is 3 
times longer than that when 𝜆 = 0.8 and 𝐾 = 1. From Fig. 5(a), 
it can be observed that: 
1. Increasing 𝐾 leads to a longer convergence time of RLS, 
about inversely proportional to the iteration frequency; if the 
iteration frequency is reduced to a third, its corresponding 
convergence time will be about three times longer.  
2. Decreasing λ will reduce the convergence time, but the 
larger 𝐾 would make it more difficult to reach an acceptable 
convergence time; The solid blue line in Fig. 5(a) shows the 
convergence time when 𝜆 = 0.99 and 𝐾 = 1 and the dashed 
blue line is the convergence time when 𝜆 = 0.8 and 𝐾 = 2, so 
within the two blue lines, when a larger 𝐾 is adopted for saving 
computational complexity, a small 𝜆 (Curves depicted in pink) 
can then be selected to guarantee the convergence time of the 
larger 𝐾 is always the same with that of its 𝐾 = 1 counterpart 
(Curves depicted in red). 
According to Fig. 5(b), the larger λ and 𝐾 are preferred as 
they produce less variance; Converged curves have fewer 
fluctuations. In Fig. 5(c), the estimation error when 𝐾 = 1 is 
less than that of others, and the errors when 𝐾 = 5 or 6 are 
significantly higher; 5 or higher values may not be suitable 
selections of 𝐾, but even if 𝐾 equals 2 or 3, the lower estimation 
accuracy cannot be ameliorated unless a larger 𝜆  is applied 
which negatively influences the convergence time. Therefore, 
an adaptive 𝜆  is proposed to be adjustable in different 
estimation stages; 𝜆  is configured to be smaller for fast 
estimation speed in Stage 1 (Fig.4) and larger in Stage 2 to 
ensure high stability in curves. Theoretically, this approach can 
be applied in most stochastic-gradient-based algorithms, as 
typically they always include a factor directly affecting 
transient behaviors, e.g. step size in AP and Least-mean Square 
(LMS), forgetting factor in RLS, etc. 
B. Technique 2: Iteration with Re-using CMA (Covariance 
Matrix Approximation) 
According to Table I and II, the computational costs of CMA 
updates in both RLS or KF are higher than the sum of the costs 
spent on other steps. Therefore, reducing the CMA update 
frequency is one clear way to reduce computational burdens; 
Between updates, the same CMA value might be re-used. As 
such, investigations of CMA are shown below [37].  
As shown in Fig. 6, after 200 iterations, the magnitude of 
CMA reduced by 450, acquired by implementing RLS on 
practical data for real-time system identification. Then, the 
difference between two consecutive CMAs in RLS is 
investigated. Fig. 8(a) indicates the values of 𝐶𝑀𝐴2 −
𝐶𝑀𝐴1, 𝐶𝑀𝐴3 − 𝐶𝑀𝐴2, 𝐶𝑀𝐴4 − 𝐶𝑀𝐴3,…, shown in Fig.7. 
In Fig.8(a), the smaller 𝜆 is, the greater difference between 
two consecutive CMAs is. Besides, the maximum fluctuation 
amplitude, about 80, in Fig. 8(a) is merely about 17% of the 
CMA reduction (450 in Fig.6), which suggests two consecutive 
CMAs in RLS are almost the same. It is, consequently, assumed 
that the CMA calculated in the last iteration is a reasonable 
substitution for the current iteration cycle. 
 
Fig. 6. Reduction of CMA of RLS in First 200 Iteration Cycles. 
 






Fig. 8. CMA Differences of RLS when 𝑄 = 2 (a) and when 𝑄 = 3 (b) 
 
 
Fig. 9. The Iteration Distribution of Reusing CMA in a Two-Rail Architecture 
 
As such, the proposal of CMA substitution allows a reduction 
of computational burden per iteration if two rails are identified 
simultaneously (see Fig.9). A variable 𝑄 is introduced to 
indicate how many times a CMA will be used in the iteration 
process. In Fig.9, as the CMA calculated from the last iteration 
is only once reused (into the current one), 𝑄 equals 2. ‘Flag’ 
indicates which converter/rail should take CMA update after a 
sampling event. Here, ‘Whole Iteration’ is stipulated to stand 
for conducting all steps of an iteration cycle and ‘Partial 
Iteration’ doing all steps apart from Step 2 (CMA updates) in 
Table II and IV. As such, after every sampling event, one rail 
will conduct ‘Whole Iteration’ and the other one takes ‘Partial 
Iteration (see Fig. 9). Then the computational consumption is 
reduced from how much two times a ‘Whole Iteration’ costs to 
how much a ‘Whole Iteration’ and one ‘Partial Iteration’ cost, 
which saves more than half of the computational efforts of the 
conventional estimation way (see Table V).  
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To alleviate computational burdens further, the CMA 
calculated at the last iteration is reused twice for both the 
current and the next iteration cycles. Fig.8(b) shows the 
difference between the next CMA and the last one，the values 
of 𝐶𝑀𝐴3 − 𝐶𝑀𝐴1, 𝐶𝑀𝐴4 − 𝐶𝑀𝐴2, 𝐶𝑀𝐴5 − 𝐶𝑀𝐴3 ,…, 
shown in Fig.7. (𝑄 equals 3 now.) As the magnitude differences 
of CMA when 𝑄 = 3 are very similar to those when 𝑄 = 2, it 
is assumed reusing CMA twice is also a feasible option to 
further reduce the computational complexity, which may be 
applied into simultaneously identifying three rails (see Fig.10); 
After every sampling event, one rail conducts ‘Whole Iteration’ 
and the other two take ‘Partial Iteration’. The significantly 
reduced computational consumption is listed in Table V. 
 
Fig.10. The Iteration Distribution of Reusing CMA in a Three-Rail 
Architecture. 
TABLE V 




+ × / + × / 
a ‘Whole Iteration’ 64 109 1 104 112 1 
a ‘Partial Iteration’ 20 24  24 32 1 
𝐾 = 1 or 𝑄 = 1 of three rails 
(Three ‘Whole’) 
192 327 3 312 336 3 
𝐾 = 3/2 of three rails 
(One ‘Whole’, One ‘Partial’) 
84 133 1 128 144 2 
𝐾 = 3 of three rails 
(One ‘Whole’) 
64 109     
𝑄 = 3 of three rails 
(One ‘Whole’, Two ‘Partial’) 
104 157 1 152 176 3 
To conclude contributions of the two proposed approaches, 
computational burdens of parameter estimation of a three-rail 
power converter in different scenarios, using or not using the 
proposed approaches, are compared in Table V. As shown in 
Table V (see the first two rows), the computational costs of 
finishing a ‘Partial Iteration’ are even less than half of those of 
finishing a ‘Whole Iteration’. If a three-rail power conversion 
architecture is being identified in the conventional way (𝐾 =
1 or 𝑄 = 1 ), after every sampling event, all the three rails 
would conduct ‘Whole Iteration’. The corresponding 
computational costs would be three times the costs of a ‘Whole 
Iteration’ (see Table V). However, using the firstly proposed 
iteration decimation approach (𝐾 = 3) there is only one rail 
conducting ‘Whole Iteration’, whilst one rail conducts ‘Whole 
Iteration’ and the other two take ‘Partial Iterations’ using the 
secondly proposed CMA substitution approach (𝑄 = 3). The 
computational costs of 𝐾 = 3  and 𝑄 = 3  are both listed in 
Table V. Accordingly, if the sampling frequency is 20 kHz, the 
employed processor should complete 192 additions, 327 
multiplications and 3 divisions in every sampling interval 
(50µs) for not using either of the two proposed approaches. This 
heavy computational burden may cause that all iteration tasks 
not to be able to finish in a given sampling event. The solution 
can be to replace the currently used processor with another more 
computationally capable one, which, however, could cause 
extra hardware costs. Nevertheless, the proposed approaches 
may alleviate the burdens in a cost-exempt way; The 
computational burden during each sampling interval would be 
almost halved by using the CMA re-using approach (𝑄 = 3), 
and even be less than halved by staggering iteration actions 
among the three rails ( 𝐾 = 3 ). As such, neither the extra 
processor costs nor the reduction of the sampling frequency are 
needed.  
IV. SIMULATION RESULTS 
To verify the performance of the proposed approaches, a 
single buck converter is simulated using Simulink/Matlab and 
the RLS algorithm (Table I) is implemented to estimate transfer 
function coefficients [𝑎1, 𝑎2, 𝑏1 and 𝑏2 in (2)] of the converter. 
Circuit components of the converter are designed as: 𝑉𝑖𝑛 =
10V, 𝐿 = 220 µH, 𝑅𝐶 = 25 mΩ, 𝑅𝐿 = 68 mΩ,  𝑓𝑆 = 20 kHz. 
  As initial setups, all the elements of Regressors (𝑢−1 and 
𝑦(−1)), Gradient Vector (𝑒−1) and New Guess (𝜔−1) in Table 
I are 0, apart from CMA (𝑃−1) which is  1 × 10
−3𝑰. (𝑰 is a 4 by 
4 unity matrix here.) 





Fig.11. Estimation Error Curves in Different Iteration Frequencies 
The number of iterations for the estimated parameters to 
converge depends on the performance of the applied algorithms 
and the complexity of the circuit model identified. It is found 
that the classical RLS iterates about 200 times to come out with 
reliable coefficient values of a second-order linear transfer 
function, (2). As shown in Fig.11, with the same forgetting 
factor (λ) value, 0.98, the speed of minimizing the error when 
Iteration Frequency (IF) equals Sampling Frequency (SF) is 
double faster than that when IF is half of SF, or three times 
faster than that when IF is 1/3 of SF. According to the proposed 
approach, after reducing λ from 0.98 to 0.94 only in Stage 1 of 
the low IF identification process, the convergence time is 
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7 
shortened correspondingly while the estimation error keeps the 
same level as that of 𝐾 = 1 (see Fig.11). Therefore, the 
proposed approach of reducing IF and λ outperforms the 
conventional way in terms of half or even 2/3 less 
computational costs without compromises in Convergence 
Time and Estimation Accuracy. 
B. Technique 2: Iteration with Re-using CMA 
This section presents the results of applying the second 
proposed approach to identify the parameters of the single buck 
converter; Fig.12 shows percentage error curves of reusing 
CMA of RLS calculated in the last iteration cycle into the 
current (𝑄 = 2), or even the next (𝑄 = 3) ones. λ is selected as 
0.98 for 𝑄 = 1, 2 and 3. According to Fig.12, reusing CMA 
would not prolong the convergence time as the iteration 
frequency does not change, and both reusing CMA once and 






Fig.12. Estimation Error Curves in Different Iteration Strategies 
 
 
Fig.13. Arrangement for the Combination of Reducing Iteration Frequency 
and Reusing CMA 
 
 
Fig.14. Performance Comparison between Q=3 and K=3/2 
As shown in Table V, to identify three rails with RLS, 
although the computational complexities at 𝐾 = 3 are lower 
than those at 𝑄 = 3, the scenario of 𝐾 = 3 needs a significant 
decrease of λ in Stage 1 to shorten the prolonged convergence 
time. Therefore, the two proposed approaches might be 
combined as Fig.13 shows; CMA is reused once, after which 
there is a slot without iterations. As such, the convergence time 
will only be prolonged by 1.5 times instead of 3 times (as 𝐾 
equaling 3 does), because the iteration frequency is 2/3 of the 
sampling frequency now ( 𝐾  equals 3/2). As such, this 
combination could result in a less decrease in λ in Stage 1, and 
the estimation error is almost as same as 𝑄 equaling 3 does. 
C. Load Changes Rejection (Disturbance Disposal) 
This section demonstrates the impact of reducing iteration 
frequency to cope with abrupt disturbances (resistance load 
changes here); Because the load change occurs in Stage 2, λ is 
normally a large value such as 0.98. With a reduced iteration 
frequency, the proposed approach would spend a long time 
updating the estimation results. Reducing λ for shortening the 
convergence time, however, may not be suitable for disruption 
rejection, as it will assign more weights to recently updated 
regressors. Therefore, 𝐾  is temporarily increased to 10 
(decreasing the iteration frequency) to dispose of disturbances 
in sampled signals; Fig.15 shows the iteration arrangement 
when an abrupt disturbance occurs in one rail of a three-rail 
architecture, where no iteration will be allocated when sampled 
signals are transient responses dealing with system variations.  
 
Fig.15. Disturbance Disposal within Sampled Signals 
 
Fig.16. Estimation Error Comparison of 𝐾 = 10, 𝐾 = 1 and 𝐾 = 3 
A performance comparison is shown in Fig.16, the recursive 
curve of 𝐾 = 10 enters the accuracy tolerance range, ±5% of 
real values, faster than other ways do and features the most 
moderate transient behavior. 
Fig.17 presents the comparison between reusing CMA and 
locally decreasing the iteration frequency to deal with sudden 
load changes; CMAs respectively calculated from two 
consecutive iterations contain differences already, the transient 
responses of voltage and duty cycle signals to reject load 
changes would make the differences larger. Consequently, the 
CMA updated in the last iteration cycle will not be usable for 
the current one, proved by the severely fluctuated transient 
behavior in the recursive curve of 𝑄 = 3 . Therefore, the 
iteration frequency is also locally reduced as 𝐾 = 10, here for 
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8 
removal of sampled disturbances (see Fig.17), both the 
convergence time and transient behaviors are improved. 
 
Fig.17. Error Comparison of 𝐾 = 10 (𝑄 = 2), 𝑄 = 3, 𝑄 = 1 
V. EXPERIMENTAL VALIDATION 
To experimentally verify the proposed two approaches, 
parameter estimation is conducted, using RLS and KF, on a 
prototype multi-rail power conversion architecture comprising 
of three parallel buck converters (see Fig.18). Circuit 
components are similar to those used in the Simulink (see 
section V), apart from the output capacitors, resistance loads 
and the regulated output voltages as shown in Table VI. Table 
VII shows the power converter coefficients of each rail. 
TABLE VI 
THE CIRCUIT COMPONENT VALUES OF EACH RAIL 
Parameters Rail 1 Rail 2 Rail 3 
𝐂(µ𝐅) 470 330 220 
𝐑(Ω) 5 5 10 
𝐕𝒐𝒖𝒕(𝐕) 1.8 3.3 5 
Filter used 5 tap+4 tap 5 tap+4 tap 5 tap+3 tap 
 
TABLE VII 
THE TRANSFER FUNCTION COEFFICIENTS OF EACH RAIL 
Parameters Rail 1 Rail 2 Rail 3 
𝒂𝟏 -1.9348 -1.9163 -1.9066 
𝒂𝟐 0.9586 0.95 0.9572 
𝒃𝟏 0.1759 0.2258 0.3099 
𝒃𝟐 0.0624 0.1118 0.1955 





Fig. 18. (a) The Parameter Estimation Process. (b) The PCB Board of Buck 
Converter with DSP. 
 
Fig. 19.  The Three output voltages from the Multi-Rail Power Converter with 
PRBS. 
As shown in Fig.2, each rail (Buck Converter) is controlled 
by independently tuned digital PI controllers. The transfer 





A Texas Instruments TMS320F28335 Digital Signal 
Processor (DSP) is used to implement the digital PID 
controllers, PRBS, and data captured using an Embedded Coder 
Support package [38]. For parameter estimation, a ±0.025 
PRBS is injected for 100ms and the perturbation in output 
voltages of three rails are shown in Fig.19. At the perturbation 
period, 600 samples of the control signals and the output 
voltages for the three rails are collected at the sampling 
frequency equalling 20 kHz. Before going into algorithm 
blocks, sampled duty cycle and voltage signals should be 
filtered for noise removal; here Moving Average Filters 
(MAFs) are used for this purpose. Each filter is chosen to 
remove unwanted noises, but still ensure parameter estimation 
accuracy to within ±5% of expected results. 
The experimental validation includes performance 
comparisons, in terms of estimation accuracy, computational 
costs and Convergence Time, of 1. Two iteration frequencies 
respectively equaling to sampling frequency and one-third of it. 
2. The same CMA being once, twice and thrice used in 
consecutive iteration intervals. 3. Abrupt disturbance rejection 
with or without locally and temporarily disposing of transient 
responses caused by sudden load changes. 
A. Technique 1: Iterative Decimation Approach 
Conventionally, iteration events occur in all three rails after 
every sampling action whereas in the proposed method after the 
update of regressors of three rails, only one rail will take the 
iteration cycle. The distribution of iteration events of each rail 
is presented in Fig.20, where the iteration frequency of each rail 
in the proposal (𝐾 = 3) is three times lower than the sampling 
frequency. Here, a Flag is allocated to indicate which rail is 
taking places to process with the iteration action.  
To clearly analyze the estimation accuracy, estimation errors 
are considered in two ways described as ‘Average Error (AE)’ 
and ‘Process Error (PE)’. AE means the offset between the true 
value of power converters’ parameters and the average, 
averaging estimated results from the point that recursive curves 
start to enter and remain in the accuracy tolerance band (±5% 
of real values) to the end of the estimation process (here, at 
0.03s). As this average is typically the results that controller 
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retuning is based on, AE could express the performance of 
adaptive control. PE stands for fluctuations of recursive curves, 
which can indicate the stability/robustness of the estimation 
process, so does the Variance of recursive curves. Therefore, an 
estimation approach very capable of noise rejection would 
feature recursive curves with low PE and small variations. 
 
 
Fig. 20.  The Iteration Distribution of Three-Rail Power Converter for 








Fig. 21.  Recursive Curves of Three Rails with Different Iteration Frequencies 
 
Fig.21 shows the convergence time and the estimation error 
of the denominator coefficients of the three converter rails with 
λ=0.98. Like simulation results, decreasing the iteration 
frequency 3 times leads to the convergence time increasing 
about 3 times in experimental results; In Rail 1 it is more than 
three times while in Rail 3 the two rates, acquired from the 
conventional way (𝐾 = 1) and the proposed approach (𝐾 = 3), 
are almost the same. As such, values of λ of each rail when 𝐾 =
3 are respectively adjusted (see Table VIII), after which the 
prolonged convergence time is shortened (see Fig.21); In 
simulation λ in Stage 1 is only reduced by 0.05 from 0.98 to 
0.94, however, it is decreased by 0.08 to 0.9 in experiments. As 
Fig.21 shows, PEs when 𝐾 = 1 and 𝐾 = 3 in three rails are all 
under ±5% of the real values (within the accuracy tolerance 
band), same with simulated results. Table IX lists estimation 
error (AE), the convergence time, and variance of recursive 
curves when 𝐾 = 1  and 𝐾 = 3  of each rail. The biggest 
difference of the convergence time between 𝐾 = 1 and 𝐾 =
3 is 1.55ms in Rail 2, whereas there is barely compromise of 
identification speed in other rails. Besides, apart from Rail 2, 
the approach of reducing iteration frequency and λ features the 
highest estimation accuracy (see AE) and the strongest stability 
(see Variance). Nevertheless, the most contribution of this work 
is in computational cost-saving (see Table X); In Stage 1, the 
computational cost of 𝐾 = 3 is even less than half of it of 𝐾 =
1. Therefore, the proposed method can be reliably applied on, 
and quite suitable for, online system identification of multi-rail 
architectures, as it achieves the computational costs on 
concurrently identifying multi-rails equals that on doing single 
rail without noticeable compromises on other performances. 
 
TABLE VIII 
ADJUSTMENT OF FORGETTING FACTOR FOR LOW ITERATION FREQUENCY 
Forgetting Factor Rail 1 Rail 2 Rail 3 
Stage 1 (See Fig.3) 0.9 0.89 0.9 
Stage 2 (See Fig.3) 0.98 0.98 0.98 
 
TABLE IX 
PERFORMANCE COMPARISON OF PARAMETER ESTIMATION WITH DIFFERENT 










𝐾 = 1 (𝜆 = 0.98) 3.05 119 5.7215 
𝐾 = 3 (𝜆 = 0.98) 11.45 167 11 
𝐾 = 3 (𝜆 = 0.9) 3.95 102 3.3989 
Rail 
2 
𝐾 = 1 (𝜆 = 0.98) 2.3 155 9.976 
𝐾 = 3 (𝜆 = 0.98) 6.85 0.577 6.6944 
𝐾 = 3 (𝜆 = 0.89) 3.85 190 8.5467 
Rail 
3 
𝐾 = 1 (𝜆 = 0.98) 3 46 5.9641 
𝐾 = 3 (𝜆 = 0.98) 3.75 128 2.4643 
𝐾 = 3 (𝜆 = 0.9) 3 14 3.6318 
 
TABLE X 





+ × / 
𝐾 = 1 167 10688 18203 167 
𝐾 = 3 (𝜆 = 0.9 − 0.98) 72 4608 7848 72 
 
B. Technique 2: CMA Recycle Approach 
The iteration distribution arrangements of reusing CMA once 
(𝑄 = 2) and twice (𝑄 = 3) are separately presented in Fig.22 
and Fig.10; The Flag value indicates which converter is to be 
identified after a sampling event. The experimental validation 
of reusing CMA once is a combination between ‘Reducing 
Iteration Frequency’ and ‘Recycling CMA’; Shown in Fig.22, 
in every sampling interval, one rail accepts the ‘Whole 
Iteration’, whilst the other one takes ‘Partial Iteration’ and the 
left one is not allocated with iterations which therefore holds its 
results until Flag indicates its updates. Because the iteration 
frequency is 2/3 of the sampling frequency now, this scenario 
is described as 𝐾 = 3/2 rather than 𝑄 = 2. As Table V shows, 
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10 
the computational costs of 𝐾 = 3/2  are reduced from three 
times a ‘Whole Iteration’ costs to a ‘Whole Iteration’ and a 
‘Partial Iteration’ cost (see Table V), which saves more than 
half of the computational effort of using the conventional 
estimation way (𝑄 = 1). With lowering the iteration frequency, 
in simulation λ  is lowered from 0.98 to 0.94 in Stage 1 to 
shorten the prolonged convergence time. However, as the 
estimation speed is not significantly lowered by increasing 𝐾 to 
3/2 in practice, all results are still acquired with the same λ 
equaling 0.98. 
As shown in Fig.10, re-using CMA twice (𝑄 = 3) indicates 
that after every sampling event one rail conducts ‘Whole 
Iteration’ and the other two take ‘Partial Iteration’, the 
corresponding computational cost becomes a ‘Whole Iteration’ 
and two ‘Partial Iteration’ cost (see Table V). 
 








Fig. 23.  Recursive Curves of Reusing CMA in Three-Rail Architecture (RLS) 
Fig.23 shows estimation curves of denominator coefficients 
of each rail under the afore-mentioned three scenarios, of which 
performances are compared in Table XI in terms of the 
convergence time and the estimation accuracy. As simulation 
results, PEs at 𝑄 = 1, 𝐾 = 3/2 and 𝑄 = 3 of each rail are all 
in the same level (within the accuracy tolerance band). For all 
the three rails, there is no noticeable difference of the 
convergence time in 𝑄 equaling 1 and 3 and of K equaling 3/2. 
Besides, AE or Variances, all in the same level, implies that in 
practical work, in the presence of noises, the differences of the 
CMAs in two, or even in three consecutive iterations would be 
small enough for reusing CMA. The total computational costs 
of each scenario are also compared in Table XII, which suggests 
that the proposed approaches may alleviate more than half of 
the computational burdens of the conventional way. 
 
TABLE XI 









𝑄 = 1 2.95 97 6.1205 
𝑄 = 3 1.75 68 5.5957 
𝐾 = 3/2 2.45 60 5.4385 
Rail 2 
𝑄 = 1 2.7 180 7.7182 
𝑄 = 3 2.8 92 9.5067 
𝐾 = 3/2 2.75 104 9.8121 
Rail 3 
𝑄 = 1 2.2 46 5.818 
𝑄 = 3 2.5 4.8968 5.3967 
𝐾 = 3/2 2.5 22 4.9184 
 
TABLE XII 




 in Total 
Computational 
Complexity 
+ × / 
𝑄 = 1 157 ‘Whole’ 10048 17113 157 
𝑄 = 3 45‘Whole’, 96’Partial’ 4800 7209 45 








































































































Fig. 24.  Recursive Curves of Reusing CMA in Three-Rail Architecture (KF) 
The realization of the CMA reusing approach on KF applies 
the same iteration distribution arrangements (see Fig.22 and 
Fig.10) used on RLS. Fig.24 shows the recursive curves of the 
estimated parameters of the three rails, which indicates the 
convergence time of reusing CMA once and twice in Rail 1 and 
3 is even shorter than that of the conventional iteration way; 
The reused CMA, calculated from the last iteration cycle, may 
cause the CT overcorrecting the new guess in the current 
iteration cycle, then the next CMA, consequently, will keep 
being overcorrecting. As a result, the convergence time might 
be shortened but there are severer fluctuations in recursive 
curves. Nevertheless, all recursive curves still converged into 
the accuracy tolerance band (±5% of the true values). Table V 
shows that applying the CMA reusing approach on KF may 
save more than half of the computational cost of using the 
conventional way, as this approach being verified on RLS does. 
These qualified performances demonstrate that CMA reusing 
approach cannot only be employed on RLS but also on KF for 
computational burden alleviation. 
C. Abrupt Disturbance Rejection 
When system variations, such as frequent and/or periodic 
load changes in SMPCs, occur during system identification 
processes, the ability to reject abrupt system changes to make 
recursive curves quickly updating new results is important [39]. 
To validate the disturbance rejection ability of locally reducing 
the iteration frequency, load changes are configured in Rail 1 
(output current changes from 0.36 A to 1.8 A) and Rail 2 (from 
0.66 A to 3.3 A) at 10ms, and in Rail 3 (from 0.5 A to 2 A) at 
15ms. Fig.25 shows the transient response of the output voltage 
from Rail 2 coping with an abrupt load change during being 
estimated (PRBS is being injected), same with those in the other 
two rails. After the load variations, the four model coefficients 
of the three rails change to the values listed in Table XIII. 600 
data including transient responses of output voltage coping with 
abrupt load change are sampled and estimated using the RLS 
algorithm with 𝜆 = 0.98 . For the space limit, only one 
parameter curve, 𝑎1, is presented to show the effects of load 
changes on estimation curves.  
TABLE XIII 
TRANSFER FUNCTION COEFFICIENTS AFTER LOAD CHANGE 
Rail Loads a1 a2 b1 b2 
Rail 1 1Ω -1.8591 0.8827 0.1761 0.0603 
Rail 2 1Ω -1.8117 0.8447 0.2234 0.1058 
Rail 3 2.5Ω -1.8454 0.8949 0.3063 0.1887 
 








Fig. 26.  Recursive Curve Comparisons between Locally Disposing 
Disturbance Signals and Fixed Iteration Frequency Approaches (RLS) 
 
During oscillations, transient behaviors dealing with load 
changes, for performance comparison of disturbance rejection 
the iteration frequency is differently configured. Fig.26 shows 
the transient convergence behaviors for new result updates of 
the iteration frequency equaling the sampling frequency (𝐾 =
1), of lowering the iteration frequency throughout the entire 
estimation process ( 𝐾 = 3 ) and of locally and temporally 
lowering the iteration frequency (𝐾 = 10) only for the 0.5ms in 
which oscillations exist. Accordingly, the recursive curves of 
𝐾 = 10 features the fastest update speed and barely contain 
fluctuations, same as simulated results. At 𝐾 = 1 and 𝐾 = 3, 
however, oscillations of the sampled data, taken into algorithm 
recursion account, result in severer fluctuations of recursive 
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12 
curves. Meanwhile, as the convergence time also depends on 
the performance of the employed algorithm, the reduced 
iteration frequency, (or the lowered iteration density), of 𝐾 = 3 
prolongs the convergence time consequently. However, at 𝐾 =
10, removing sampled oscillations out from iterations avoids 
noticeable fluctuations in recursive curves, and consequently, 








Fig. 27.  Recursive Curve Comparisons between Locally Disposing 
Disturbance Signals and Fixed Iteration Frequency Approaches (RLS) 
 
Fig.27 shows the convergence behaviors of respectively 
using the conventional way ( 𝑄 = 1 ), the CMA reusing 
approach ( 𝑄 = 3 ) and locally lowering iteration frequency 
approach ( 𝐾 = 3/2 − 10 ). Here, the iteration frequency is 
significantly lowered only for the 0.5ms where oscillations 
exist. It turns out that the experimental results are almost the 
same as the simulation ones. In 𝑄 = 3 , when the sampled 
transient behavior of rejecting abrupt system changes is 
considered in recursive algorithms, two CMAs respectively 
calculated in the last iteration and the next, next one, are hugely 
different, which means CMA gotten from the last might not be 
a suitable replacement for the current or the next iteration 
events. Even worse, these inappropriate substitutions could 
bring more fluctuations in recursive curves and then prolong the 
estimation duration, demonstrated in Rail 2 (see Fig.27(b)).  
As Fig.27 shows, the proposed approach of 𝐾 = 10 
performs best for disturbance rejection. However, 𝐾 equaling 
10 may be only suitable in this case as the value selection of K 
for transient response removing depends on the disturbance 
severity, sampling frequency; A severer disturbance may cause 
a transient response with a larger overshoot and a longer settling 
time, 𝐾, therefore, should be adjusted larger. A high sampling 
frequency may lead to more transient response signals being 
sampled, which will be removed, 𝐾 , therefore, should be 
adjusted larger. For a broad discussion of the selection of 𝐾, the 
magnitude of control error signals can be tracked to investigate 
the severity of variations and disturbances suffered by systems. 
Then a larger magnitude of the error signal may decide a larger 
𝐾 to guarantee the sampled transient responses being removed. 
Better than simulation, in practical work, only the recursive 
curves of Rail 2 (in Fig.26 and Fig.27) are slightly excess the 
accuracy tolerance band (±5% of real values) in rejecting 
disruptions, which suggests the proposed approach may provide 
acceptably accurate results throughout estimation process even 









Fig. 28.  Recursive Curve Comparisons among Iteration Reduction Approach, 
CMA Recycle Approach and Their Combination (RLS) 
 
If iteration frequency reduction approach (𝐾 = 3), CMA 
reusing approach (𝑄 = 3) and their combination (𝐾 = 3/2) are 
compared for abrupt load change rejection, the corresponding 
recursive curves collected in Fig.28 indicate there are no 
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13 
significant performance differences between the three methods. 
The disturbance rejection time and transient response 
magnitude of the estimation curves in the three rails are almost 
the same. However, by removing transient responses of the 
sampled signals (𝐾 = 10), estimation curves are improved. 
The estimation curves of KF rejecting abrupt load changes 
are collected in Fig.29. The load change setups in the three rails 
for KF validation are the same as those for RLS validation. 
Here, the CMA of KF is reused. Different from the proposed 
approach being applied in RLS, there is no need to remove 
transient responses of the sampled signals for KF. Although all 
of the recursive curves after load changes are still in the 
accuracy tolerance band, that of reusing CMA twice (Q = 3) 
after load changes suffer severer fluctuations, which might 
suggest that CMA calculated in the last iteration cycle may be 
an inappropriate substitution for the next one. To reduce 
computational costs with high estimation accuracy, CMA is 







Fig. 29.  Recursive Curve of the CMA Reuse Approach in Dealing with Load 
Changes (KF) 
VI. CONCLUSION 
 Unlike the conventional recursive parameter estimation 
approaches in which, typically, the computational effort is 
directly proportional to the increase in the number of power 
converter rails, it is shown that the proposed iteration 
decimation approach and CMA reusing approach, can 
significantly reduce the computational burden of parameter 
estimation in complex multi-rail converter circuits. The first 
method has shown that the iteration frequency can be reduced. 
By staggering iteration events among multiple rails, the 
computational burden during each sampling interval could be 
alleviated from ‘𝐴 ∙ 𝐵’, caused by using the conventional way, 
to ‘𝐵’ (𝐴  is the number of rails and 𝐵  is the computational 
complexity of achieving one iteration cycle of a single rail). 
However, this approach may need a careful balance between the 
forgetting factor of RLS and the decimation factor, 𝐾 , to 
guarantee the convergence time would not be prolonged. In the 
second method, it is noted that updating CMA accounts for 
more than half of the computational complexity of applying the 
recursive algorithm. Therefore, re-using the CMA over more 
than one iteration can reduce the computational efforts either. 
This work clearly shown how computational burden alleviation 
can be managed, whilst taking into consideration stability issues 
and response to abrupt system variation into consideration. 
Overall, by applying either of the two methods, or their 
combinations, the total computational effort on multi-rail 
architecture estimation can effectively be reduced to that on a 
single power converter estimation, whilst preserving the overall 
transient behavior of all converters. 
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 APPENDIX OF ABBREVIATION 
AP Affine Projection 
AE Average Error  
CT Correction Term 
CMA Covariance Matrix Approximation 
DCD-RLS Dichotomous Coordinate Descent – Recursive Least Square 
DSP Digital Signal Processor 
ESR Equivalent Series Resistance 
FAP Fast Affine Projection 
FPGA Field-Programmable Gate Array 
λ Forgetting Factor  
GV Gradient Vector 
IF Iteration Frequency 
KF Kalman Filter 
KG Kalman Gain 
LMS Least-mean Square 
MAFs Moving Average Filters 
NG New Guess 
POL Point of Load 
PE Process Error 
PRBS Pseudo Random Binary Sequence 
RLS Recursive Least Square 
SF Sampling Frequency 
SALS Step-adaptive Approximation Least Squares 
ε Step Size  
SMPC Switch Mode Power Converter  
 
